Profile Picture
vijay Kumar Ram

Assistant Professor

DEPARTMENT OF ELECTRONICS & COMMUNICATION

C-447, Near aadharshila school, ganga nagar,meerut, up-250001, meerut, 250001

vijayk10ster@gmail.com

9634565892

EDUCATIONAL QUALIFICATION DETAILS
EXAMINATION BOARD/ UNIVERSITY/ INSTITUTE SUBJECT PASSING YEAR
10TH BIHAR EXAMINATION BOARD,PATNA PHYSICS,CHEMISTRY,MATH,ENGLISH 1989
12TH BIHAR INTERMEDIATE EDUCATION COUNCIAL,PATNA PHYSICS,CHEMISTRY,MATHEMATICS,ENGLISH 1992
OTHER UPTU DLD,VLSI TECHNOLOGY,EMFT,NAS, D.COM, VLSI DESIGN, CONTROL SYSTEM ,ETC. 2008
OTHER SHOBHIT UNIVERSITY,MEERUT DIGITAL VLSI,ANALOG VLSI, VTT, VLSI TECHNOLOGY, VLSI DESIGN AUTOMATION,VLSI PHYSICAL DESIGN, EMBEDED SYSTEM, MODERN OPTIMIZATION TECHNIQUES,VHDL, DSP, COMPUTER COMMUNICATION AND NETWORKS, SEMICONDUCTOR DEVICE MODELS FOR CIRCUIT SIMULATION 2011
PH.D NATIONAL INSTITUTE OF TECHNOLOGY,JALANDHAR LOW POWER VLSI 2020
DETAILS OF SERVICE(TILL DATE)
EMPLOYER'S NAME & ADDRESS DESIGNATION TYPE DATE(FROM) DATE(TO) TOTAL EXP.
FACULTY OF ENGINEERING(SCRIET),CCSU CAMPUS,MEERUT. ASSISTANT PROFESSOR AD-HOC/CONTRACTUAL 2008-08-04 TILL PRESENT
SEMINARS / CONFERENCES / WORKSHOPS / ETC.
TYPE OF PARTICIPATION TYPE TOPIC DATE(FROM-TO) ORGANIZING INSTITUTE MODE OF PARTICIPATION FINANCIAL ASSISTANCE
As Participant Only FDP Recent advances in nanoscience and nanotechnology 2022-01-17 - 2022-01-21 AICTE (ATAL) Online no
As Participant Only FDP Writing Quality Research Papers in the Area of Engineering &Sciences and Publishing in High-impact International Conferences and Journals 2022-01-10 - 2022-01-15 SCRIET,CCSU Meerut Online no
As Participant Only FDP Enhancing Organizational Competitiveness in the Era of Globalization & Liberalization 2021-12-06 - 2021-12-10 AICTE (ATAL) Online no
As Participant Only FDP Research Trends in VLSI for Communication System 2021-11-23 - 2021-11-27 NIT Jalandhar,Punjab Online no
As Participant Only FDP INCULCATING UNIVERSAL HUMAN VALUES IN TECHNICAL EDUCATION 2021-07-05 - 2021-07-09 AICTE(All India Council for Technical Education) Nelson Mandela Marg , Vasant Kung, New Delhi. Online no
As Participant Only FDP Advances in Antenna Design Techniques and Simulations using CST Studio Suite 2020-06-22 - 2020-06-26 NITTTR, Chandigarh Online no
As Participant Only FDP Research Trends in VLSI Design 2020-05-25 - 2020-05-29 NITTTR, Chandigarh Online no
As Participant Only FDP Technological Interventions using Wireless Communication 2020-05-20 - 2020-05-22 NITTTR, Chandigarh Online no
As Participant Only Webinars 5G Technology 2022-02-24 - 2022-02-24 SCRIET,CCSU Meerut Online no
As Participant Only Webinars VLSI Design of Advanced RISC Processor Design 2021-08-28 - 2021-08-28 Seacom Engineering College, Howrah, West Bengal Online no
Presented a Paper Conferences Comparative Analysis of Multiplications Technique Conventional, Booth, Array Multiplier And Vedic Arithmetic Using VHDL 2021-04-22 - 2021-04-24 NIT Jalandhar,Punjab Online no
Presented a Paper Conferences Design of constant Transconductance operational amplifier by CMOS with high gain and low operational power 2021-04-22 - 2021-04-24 NIT Jalandhar,Punjab Online no
ORIENTATION/REFRESHER COURSE / TRAINING / SUMMER SCHOOL/QIP/FIP
TITLE TYPE OF COURSE INSTITUTE NAME WITH DETAILS DURATION (FROM - TO) MODE
RESEARCH PAPERS IN PEER-REVIEWED JOURNALS
TITLE OF THE PAPER NAME OF JOURNAL VOL ISSUE & PAGE NO. ISSN NO MONTH & YEAR OF PUBLICATION UGC/SCOPUS/WEB OF SCIENCE APPROVED JOURNALS NAME OF AUTHOR'S AUTHOR LINK OF ARTICLE/PAPER/ABSTRACT
Study and VHDL Implementation of novel Automatic Smart Security System International journal of INTELLIGENT SYSTEMS AND APPLICATIONS IN ENGINEERING 2147-6799 2024-12-01 www.ijisae.org Main Author
comprehensive analysis of dc and analog performance characteristics of vertical tunnel fets for low-power applications 5th congress on intelligent systems (cis-2024) 2024-09-04 https://scrs.in/conference/cis2024 Main Author
design current transconductance analysis of dg-tfet for inverter applications 5th congress on intelligent systems (cis-2024) 2024-09-04 https://scrs.in/conference/cis2024 Main Author
design and optimization analysis of nc-nw-v-tunnel fet for low power applications 5th congress on intelligent systems (cis-2024) 2024-09-04 https://scrs.in/conference/cis2024 Main Author
work Function analysis of vertical fet for inverter application IEEE 2024-07-19 10.1109/ICSPCRE62303.2024.10675299 Main Author
Artificial Intelligence(ai) and internate of things (iot) enabled solor Irrigation nanotechnology perceptions Vol.no. 20, S6 1660-6795 2024-05-20 https://nano-ntp.com Main Author
Comparative Analysis of Multiplications Technique Conventional, Booth, Array Multiplier And Vedic Arithmetic Using VHDL international conference women researchers in electronics and computing 2024-04-22 https://v1.nitj.ac.in/WREC21/ Main Author
design and simulation of 8-bits arithmatic logic unit (alu) for inverter applications international journal of intelligent systems and application in engineering vol.12no.21s(2024) 2147-6799 2024-03-26 https://ijisae.org/index.php/IJISAE/article/view/7103 parul varshney Main Author
Design and Performance analysis of 8081 microcontroller with 0.5 technology for low power applications journal of electrical system(jes) vol.19 no.2(2023) 1112-5209 2023-02-19 attach filehttps://journal.esrgroups.org/jes/article/view/7373 parul varshney Main Author
design of constant transconductance operational amplifier by cmos with high gain and low power operational power international conference women researchers in electronics and computing 2021-04-22 https://v1.nitj.ac.in/WREC21/ Main Author
VHDL Implementation of 4x4 Crossbar Switching International Journal of Engineering Science & Computing Volume 6 Issue No.7 ISSN 2250-1371 2016-07-01 other Gaurav Gautam1, Vijay Kumar Ram2, Aniket Kumar3 Co-Author www.ijesc.org
FPGA Implementation of 2x2 Crossbar Switch International Journal of Engineering Science & Computing Volume 6 Issue No. 6 ISSN 2321 3361 2016-06-01 other Aniket Kumar1,Gaurav Gautam2, Vijay Kumar Ram3 Co-Author www.ijesc.org
Design and Analysis of a Multiplier With Low Power At .5 Submicron Technology Using Tanner Tool V12.5 & XILINX 6.1I” International Journal of Advance Research in Science & Engineering Volume 03/Issue 05 ISSN 2319 -8354 2014-12-01 other Ms. Manjeet, Ms. Deepti Rajput,Vijay Kumar Ram, Co-Author www.ijarse.com
Design and Analysis of a Multiplier With Low Power At .5 Submicron Technology Using Tanner Tool V12.5 & XILINX 6.1I international journal of advance research in science & engineering Vol.3 No.5 2014-05-05 http://www.ijarse.com/pastissue.php Main Author
Study the performance and design of 8051 microcontroller using tanner tools(v12.5) and xilinx(6.1i) international journal of advance research in science & engineering vol.3, no.02 2014-02-02 www.ijarse.com Main Author
“Study the Performance and Design of 8051 Microcontroller Using TANNER Tools (V12.5) and XILINX (6.1i)” International Journal of Advance Research in Science & Engineering Volume 03/Issue 02 ISSN 2319-8354(E) 2014-02-01 other Vijay Kumar Ram Main Author www.ijarse.com
PUBLICATION PROFILE (OTHER THAN RESEARCH PAPERS)
PUBLICATION TITLE PUBLISHER/TITLE OF THE CHAPTER YEAR OF PUBLICATION/LATEST EDITION WITH DATE ISBN NO PAGE NO (FROM-TO) IN BOOK CHAPTER TYPE OF AUTHORSHIP CO-AUTHORS
PH.D. SUPERVISION/THESIS SUBMITTED/ONGOING
NAME OF SCHOLAR TITLE AWARDED/SUBMITTED/ONGOING REGISTRATION & LETTER NO DATE OF ENROLLMENT DATE OF AWARD NAME OF SUPERVISOR/CO-SUPERVISOR
ACADEMIC/ADMINISTRATIVE RESPONSIBILITY
NAME OF DEPARTMENT DETAILS OF ACTIVITY DATE (FROM-TO)
AWARDS & FELLOWSHIP
TEACHER RECEIVING AWARD FOR DATE OF AWARD PAN DESIGNATION NAME OF AWARD , FELLOWSHIP NAME OF THE AWARDING AGENCY IF AWARD WAS IN CASH ENTER AMOUNT TYPE OF THE INCENTIVE GIVEN BY THE HEI
PATENT'S DETAILS
PATENT APPLICATION NO. STATUS OF PATENT INVENTOR'S NAME TITLE OF PATENT APPLICANT'S NAME PATENT FILLING DATE PATENT PUBLISHED DATE / GRANTED DATE PATENT PUBLICATION NUMBER / PATENT GRANTED NUMBER ASSIGNEE'S NAME (INSTITUTE AFFILIATION'S AT TIME OF APPLICATION) SOURCE OF PROOF
RESEARCH PROJECT SPONSORED BY GOVT. AGENCY
NAME OF PRINCIPLE INVESTIGATOR/CO-INVESTIGATOR NAME OF FUNDING AGENCY NAME OF PROJECT MONTH & YEAR OF AWARD FUND PROVIDED